## **CLAIMS**

## What is claimed is:

1	1.	A logic board	designed for	circuit emulation,	comprising

- 2 a plurality of input/output (I/O) pins;
- 3 a plurality of emulation integrated circuits (IC), each having reconfigurable
- 4 logic and interconnect resources reconfigurable to emulate circuit elements of a
- 5 partition of an IC design; and
- a plurality of on-board data processing resources coupled to said emulation
- 7 ICs to locally retrieve from said emulation ICs state data of emulation state circuit
- 8 elements, responsive to a monitor and report request received through said I/O pins,
- 9 and to locally analyze the retrieved state data to detect occurrence of one or more
- events, as well as report on the occurrence of the one or more events upon their
- 11 detection through said I/O pins.
- 1 2. The logic board as set forth in claim 1, wherein the on-board data processing
- 2 resources comprise a storage medium having stored therein programming
- 3 instructions designed to operate the logic board to perform said responsive local
- 4 retrieval of state data of the emulation state circuit elements, local analysis of the
- 5 retrieved state data, and reporting of event detection, and a processor coupled to
- 6 the storage medium to execute the programming instructions.
- 1 3. The logic board as set forth in claim 1, wherein at least one of said emulation
- 2 ICs comprises on-chip data processing resources to cooperate and assist said on-

- 3 board data processing resources to perform said local monitoring and reporting of
- 4 monitored events.
- 1 4. The logic board as set forth in claim 1, wherein the on-board data processing
- 2 resources are further employed to locally generate a plurality of testing stimuli, and
- 3 locally apply said locally generated testing stimuli to the partition of the IC design
- 4 being emulated, responsive to a testing request received through said I/O pins.
- 1 5. The logic board as set forth in claim 4, wherein the on-board data processing
- 2 resources comprise a storage medium having stored therein programming
- 3 instructions designed to operate the logic board to perform said responsive local
- 4 generation and application of stimuli, and a processor coupled to the storage
- 5 medium to execute the programming instructions.
- 1 6. The logic board as set forth in claim 4, wherein at least one of said emulation
- 2 ICs comprises on-chip data processing resources to cooperate and assist said on-
- 3 board data processing resources to perform said local generation and application of
- 4 testing stimuli.
- 1 7. In an emulation apparatus, a method of operation comprising:
- 2 receiving by an emulation logic board, through input/output (I/O) pins of said
- 3 logic board, a monitor and report request;
- 4 in response, locally retrieving from emulation ICs of said logic board state
- 5 data of emulation state circuit elements of a partition of an IC design being
- 6 emulated;

- locally analyzing said retrieved state data to detect occurrence of one or more events; and
- 9 reporting through said I/O pins of said logic board occurrence of said one or 10 more events, upon detection of their occurrence.
- 1 8. The method as set forth in claim 7, wherein at least some of said analysis
- 2 and detection are performed by on-chip data processing resources of said emulation
- 3 ICs, in lieu of retrieving the state data from the emulation ICs and then analyzing the
- 4 state data to detect for the one or more events.
- 1 9. The method as set forth in claim 7, wherein the method further comprises
- 2 locally generating on said logic board a plurality of testing stimuli, and applying said
- 3 locally generated testing stimuli to the partition of the IC design being emulated,
- 4 responsive to an external testing request received by said logic board through said
- 5 I/O pins of the logic board.
- 1 10. The method as set forth in claim 9, wherein at least some of said generation
- 2 of testing stimuli are performed by on-chip data processing resources of said
- 3 emulation ICs instead.
- 1 11. A logic board designed for circuit emulation, comprising
- 2 a plurality of input/output (I/O) pins;
- 3 a plurality of emulation integrated circuits (IC), each having reconfigurable
- 4 logic and interconnect resources reconfigurable to emulate circuit elements of a
- 5 partition of an IC design; and

- a plurality of on-board data processing resources coupled to said emulation

  ICs to locally generate a plurality of testing stimuli, and locally apply said locally

  generated testing stimuli to emulation circuit elements of said partition of the IC

  design being emulated, responsive to an external testing request received through

  said I/O pins.
  - 1 12. The logic board as set forth in claim 11, wherein the on-board data
- 2 processing resources comprise a storage medium having stored therein
- 3 programming instructions designed to operate the logic board to perform said
- 4 responsive local generation and application of stimuli, and a processor coupled to
- 5 the storage medium to execute the programming instructions.
- 1 13. The logic board as set forth in claim 12, wherein at least one of said
- 2 emulation ICs comprises on-chip data processing resources to cooperate and assist
- 3 said on-board data processing resources to perform said local generation and
- 4 application of testing stimuli.
- 1 14. In an emulation apparatus, a method of operation comprising:
- 2 receiving by a logic board, through input/output (I/O) pins of said logic board,
- 3 a testing request;
- 4 in response, locally generating on said logic board a plurality testing stimuli;
- 5 and
- 6 locally applying said locally generated testing stimuli to emulation circuit
- 7 elements of a partition of an IC design being emulated.

10

- 1 15. The method as set forth in claim 14, wherein at least some of said generation
- 2 of testing stimuli are performed by on-chip data processing resources of said
- 3 emulation ICs instead.
- 1 16. An emulation system comprising:
- a plurality of logic boards, each having a plurality of emulation integrated
- 3 circuits (IC) including reconfigurable logic and interconnect resources reconfigurable
- 4 to emulate circuit elements of partitions of an IC design, and on-board data
- 5 processing resources to locally and correspondingly retrieving state data of
- 6 emulation state circuit elements from the emulation ICs, responsive monitor and
- 7 report requests received through input/output (I/O) pins of the logic boards, and
- 8 retrieving state data of the emulation state circuit elements from the emulation ICs,
- 9 locally and correspondingly analyzing the retrieved state data for one or more
  - events, and reporting occurrence of the one or more events through said I/O pins
- 11 upon their detection; and
- a workstation coupled to the logic board electronic design automation (EDA)
- software to provide said logic boards with said monitor and report requests.
- 1 17. The emulation system as set forth in claim 16, wherein the on-board data
- 2 processing resources of each of the emulation IC comprise storage medium having
- 3 stored therein programming instructions to operate the logic board to perform said
- 4 local and corresponding retrieval, analysis, and reporting.
- 1 18. The emulation system as set forth in claim 17, wherein at least one of said
- 2 emulation ICs of said logic boards comprises on-chip data processing resources to

- 3 cooperate and assist the on-board data processing resources of the logic board to
- 4 perform said local and corresponding retrieval, analysis, and reporting.
- 1 19. An emulation system comprising:
- a plurality of logic boards, each having a plurality of emulation integrated
- 3 circuits (IC) including reconfigurable logic and interconnect resources reconfigurable
- 4 to emulate circuit elements of partitions of an IC design, and on-board data
- 5 processing resources to locally and correspondingly generate testing stimuli, and
- 6 apply the generated stimuli to the emulated circuit elements of the partitions of the
- 7 IC design being emulated, responsive to testing requests received through
- 8 input/output (I/O) pins of the logic boards; and
- 9 a workstation coupled to the logic board, including electronic design
- automation (EDA) software to provide said logic boards with said testing requests.
  - 1 20. The emulation system as set forth in claim 19, wherein the on-board data
- 2 processing resources of each of the logic board comprise storage medium having
- 3 stored therein programming instructions designed to operate the logic board to
- 4 perform said local and corresponding generation and application of testing stimuli.
- 1 21. The emulation system as set forth in claim 19, wherein at least one of said
- 2 emulation ICs of said logic boards comprises on-chip data processing resources to
- 3 cooperate and assist the on-board data processing resources of the logic board to
- 4 perform said local and corresponding generation and application of testing stimuli.

- 1 22. In an emulation system, a method of operation comprising:
- 2 locally and correspondingly retrieving state data of emulation state circuit
- 3 elements of partitions of an IC design to be monitored from the emulation ICs, said
- 4 partitions of the IC design being emulated by reconfigurable logic and interconnect
- 5 resources of emulation ICs of logic boards of the emulation system;
- 6 locally and correspondingly analyzing the retrieved state data to detect one or
- 7 more event; and
- 8 reporting the detected ones of said one or more events upon their detection.
- 1 23. The method as set forth in claim 22, wherein at least some of said
- 2 performances of local and corresponding retrieval, analysis, and reporting are
- 3 assisted by on-chip data processing resources of the emulation ICs of the logic
- 4 boards.
- 1 24. In an emulation system, a method of operation comprising:
- 2 locally and correspondingly generating testing stimuli; and
- 3 locally and corresponding applying the generated testing stimuli to selected
- 4 ones of the emulation circuit elements of partitions of an IC design being emulated.
- 1 25. The method as set forth in claim 24, wherein at least some of said
- 2 performances of local and corresponding generation and application of testing
- 3 stimuli are assisted by on-chip data processing resources of the emulation ICs of
- 4 the logic boards.

- 1 26. An emulation integrated circuit (IC) comprising:
- a plurality of reconfigurable logic and interconnect resources; and
- 3 on-chip data processing resources coupled to said reconfigurable logic and
- 4 interconnect resources to locally retrieve state data of emulation state circuit
- 5 elements of a partition of an IC design being emulated to monitor, analyze the
- 6 retrieved state data of the emulation state circuit elements to detect occurrence of
- 7 one or more events, and report on occurrence of said one or more events upon
- 8 detecting their occurrence.
- 1 27. The emulation IC as set forth in claim 26 wherein said on-chip data
- 2 processing resources comprises storage medium having stored therein
- 3 programming instructions designed to perform said local analysis and reporting.
- 1 28. The emulation IC as set forth in claim 27, wherein said on-chip data
- 2 processing resources further locally generate testing stimuli, and locally apply the
- 3 generated testing stimuli to the partition of the IC design being emulated.
- 1 29. The emulation IC as set forth in claim 28, wherein said on-chip data
- 2 processing resources comprises storage medium having stored therein
- 3 programming instructions designed to perform said local generation and application
- 4 of testing stimuli.

- 1 30. In an emulation integrated circuit (IC), a method of operation comprising:
- 2 locally retrieving on said emulation IC, using on-chip data processing
- 3 resources, emulation state circuit elements of a partition of an IC design being
- 4 emulated;
- 5 locally analyzing state data of the emulation state circuit elements, using on-
- 6 chip data processing resources, to detect occurrence of one or more events; and
- 7 reporting on occurrence of said one or more events upon detecting their
- 8 occurrence.
- 1 31. The emulation IC as set forth in claim 30, wherein the method further
- 2 comprises
- 3 locally generating testing stimuli; and
- 4 locally applying the generated testing stimuli to an IC design being emulated.
- 1 32. An emulation integrated circuit (IC) comprising:
- 2 a plurality of reconfigurable logic and interconnect resources; and
- 3 on-chip data processing resources coupled to said reconfigurable logic and
- 4 interconnect resources to locally generate testing stimuli, locally apply the generated
- 5 testing stimuli to a partition of an IC design being emulated.
- 1 33. The emulation IC as set forth in claim 32, wherein said on-chip data
- 2 processing resources comprises storage medium having stored therein
- 3 programming instructions designed to perform said local generation and application
- 4 of testing stimuli.

1	34.	In an emulation integrated circuit (IC), a method of operation comprising:
2		locally generating on said emulation IC testing stimuli, using on-chip data
3	proce	essing resources; and
4		locally applying the testing stimuli, using said on-chip data processing
5	resou	urces, to emulation circuit elements of a partition of an IC design.
1		